On special-purpose hardware clusters for high-performance computational grids by Abu-Khzam, Faisal N. et al.
ON SPECIAL-PURPOSE HARDWARE CLUSTERS FOR
HIGH-PERFORMANCE COMPUTATIONAL GRIDS∗
Jeanne M. Lehrter†, Faisal N. Abu-Khzam†, Donald W. Bouldin‡,
Michael A. Langston†§and Gregory D. Peterson‡
Abstract
The problem of incorporating advanced hardware re-
sources into a grid computing environment is consid-
ered. An experimental special-purpose cluster of ma-
chines is designed and placed into service on a pro-
totypical grid. The cluster is populated with CAD
workstations, PCs and reconfigurable devices, and
then used to develop accelerated implementations for
amenable applications. Access mechanisms are de-
vised so that users may request either software solu-
tions, which may be satisfied by our cluster or a vari-
ety of other clusters resident on the grid, or accelerated
solutions, which can only be satisfied by hardware-
enhanced clusters such as ours. Preliminary results are
described. A number of continuing research issues are
addressed.
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1 Introduction
A computational grid may take a variety of forms, from a
simple stand-alone collection of but a handful of identical
processors, to vast networks with many types of compute
engines. It can facilitate collaboration and data sharing.
It can be used to capture cycles that would otherwise be
wasted. In many high-performance applications, its inher-
ent parallelism can even obviate the need for expensive su-
percomputers.
Reconfigurable hardware offers a means for combin-
ing the performance of custom IC design with the flexi-
bility of software. Its most critical feature is the reconfig-
urable processing element which, in the current generation,
is a Field-Programmable Gate Array (FPGA) chip. Be-
cause these elements can be dynamically reconfigured to
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implement application-specific computations, one can of-
ten achieve orders of magnitude improvements in price and
performance over conventional processors for a variety of
applications.
Both grid and reconfigurable computing are rapidly
gaining in popularity. We are keenly interested in novel ap-
plications that can exploit the synergies of these two rather
complementary technologies. A central goal is to provide
grid-accessible solutions to diverse communities of scien-
tists. Researchers having only desktop access to the grid
can thus solve large computational problems, many of them
once considered beyond reach, by calling on wide-area dis-
tributed computing resources and advanced hardware plat-
forms.
2 The SInRG Project
Computational grids are rapidly maturing within the sci-
entific community [5]. They have been a subject of intense
study in both the university sector and the national research
laboratories for several years. The recent announcement of
NSF’s $53M Distributed Terascale Facility [13], however,
seems to have attracted more widespread attention. In re-
sponse, strategic partnerships and commitments have been
formed by an assortment of vendors, including IBM, In-
tel, Sun Microsystems and many others. Given its potential
for providing an integrated, collaborative research environ-
ment, some have even predicted that an international grid
will one day be the natural successor to the world wide web.
A major project underway here at Tennessee is the
Scalable Intracampus Research Grid (SInRG) [3]. SInRG
is an NSF-sponsored effort that deploys an on-campus in-
frastructure designed to mirror technologies and interdisci-
plinary collaborations characteristic of those to be encoun-
tered in a national technology grid. Thus SInRG provides
an organizational microcosm in which key research chal-
lenges underlying grid-enhanced computation can be ad-
dressed. A simplified sketch of the SInRG topology is de-
picted in Figure 1. Although SInRG contains many links
and switches not shown here, its overall structure is tree-
like as suggested by this figure. At its leaves lie SInRG’s
Grid Service Clusters (GSCs), which we use as basic grid
building blocks. As currently configured, four GSCs are
designed to serve as special-purpose clusters. Others are
intended for general use in computer science applications.
A variety of packages have been developed to help
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Figure 1. An Overview of the SInRG Project.
manage distributed computing resources. These include
NetSolve [2], Condor [11], Globus [4], Legion [6], Harness
[7] and others. In our work we have employed middleware
from the NetSolve and Internet Backplane Protocol [1]
packages. NetSolve provides a versatile client/agent/server
system that unites and manages disparate computational re-
sources. With it, users can remotely access a variety of
hardware platforms and software components distributed
across a network. One of NetSolve’s main tenets is that
users should not be required to expend time and energy
finding available resources. Thus, when given a compu-
tational request, one of NetSolve’s functions is to search
for resources, choose those most appropriate, use them to
satisfy the request, and return the answers to the user. Net-
Solve includes a number of other management functions,
including load balancing, fault tolerance and integrated
distributed storage, as well as security mechanisms such
as client-to-server authentication. The Internet Backplane
Protocol provides access mechanisms for remote compu-
tation and storage. Among its goals are standardization,
interoperability and scalability. It manages global mem-
ory scheduling, and uses a network’s physical resources
to optimize data movement. This can result in a uniform,
application-independent interface to network storage, giv-
ing the user an opportunity to capitalize on data locality and
handle buffer resources more efficiently.
3 A Grid Service Cluster for Advanced Ma-
chine Design
The number of computational resources in a GSC is arbi-
trary, as is the GSC’s network topology. Inherent in this
model is the assumption that the GSC has an owner, who
may or may not have any relationship to other grid own-
ers and users. By joining the grid, the owner agrees that
other grid participants may use the owner’s GSC via the
system’s middleware (in our case, NetSolve). A GSC may
be nothing more than a collection of general-purpose com-
pute nodes. Alternately, it may be geared to a particular
set of applications and thus contain graphics workstations
or a variety of other high-end devices. As examples, the
Computational Ecology GSC includes a symmetric multi-
processor and our GSC contains reconfigurable hardware.
A system augmented with reconfigurable technology
can be a powerful computational tool, and can often outper-
form conventional general-purpose computers. This is par-
ticularly evident when an application is systolic in nature,
or when it calls for limited-precision or bit-wise operations.
FPGA-enhanced systems are evolving rapidly, for example,
with the incorporation of on-board RAM. At a fundamental
level, however, the FPGA can be viewed mainly as a versa-
tile collection of vast numbers of configurable logic blocks
(CLBs) with programmable connections [12].
As with many other new computing technologies, the
hardware aspects alone have been the primary focus of de-
velopment. This has created a corresponding need for al-
gorithm design, support software and process automation.
We are especially interested in applying our results to high-
performance, grid-based environments with fast intercon-
nects, CAD workstation clusters and PCs equipped with
FPGAs. The aforementioned GSC of the SInRG project is
an excellent example of this type of platform. In a com-
putational grid, reconfigurable resources such as these can
be extremely competitive with Application-Specific Inte-
grated Circuits (ASICs), without an ASIC’s inherent draw-
backs. For example, reconfigurable components (unlike
ASICs) can be built with off-the-shelf parts and can be
shared by many applications. Moreover, the FPGAs can
be used for prototyping and other applications, and can be
reconfigured quickly to reflect changing needs across the
grid. Thus the enormous benefits of hardware acceleration
are achieved, but in a manner that can be dynamically refo-
cused and fine-tuned to each new problem.
Our GSC currently comprises Xilinx Virtex parts.
With it we can reconfigure either an entire FPGA or mere
FPGA sections on demand. This degree of flexibility can
sometimes be a great asset, because partial reconfiguration
typically takes only a fraction of the time needed for full
reconfiguration. Furthermore, we are in the process of sup-
plementing our GSC with Pilchard boards [10], in which
an FPGA is plugged directly into a PC’s memory slot. See
Figure 2. We anticipate that this platform will yield lower
cost, higher bandwidth and a simplified interface.
4 Access Mechanisms
Although much progress has been made in hardware speed,
cost and efficiency, the concomitant need for software sup-
port has not been well satisfied. Yet such support is sorely
required if the user need no longer be a CAD expert to ben-
efit from acceleration via reconfigurable hardware. To meet
this requirement, we have employed the NetSolve middle-
ware as an interface to ease the use of FPGAs. In partic-
ular, we have adopted one of NetSolve’s resource sharing
mechanisms, the Problem Description File (PDF). A PDF
is a means for itemizing the relevant I/O specifications, li-
braries and so forth needed to pass parameters and execute
programs on a particular grid element. It requires roughly a
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Figure 2. A Grid Service Cluster with Reconfigurable
Hardware.
couple of dozen lines of code, depending on the calling se-
quence of the program in question. See Figure 3 for a sam-
ple template. Background information about PDFs, work-
ing examples and details on their design can be found in
[9].
We illustrate the utility of the PDF with an example,
the Fast Fourier Transform (FFT). Our GSC, like many
others, has in residence efficient software versions of the
FFT. These are easy to install, and generally written in C
or FORTRAN. Once compiled, they are of course run on
a CPU. Unlike other GSCs, however, we also have in res-
idence an accelerated version of the FFT that uses FPGAs
to speed the computation. Installing the accelerated version
requires a bit more effort. First, code written in VHDL or
some other hardware description language is needed. This
code then goes through a synthesis process, whereby the
application is mapped onto the FPGA hardware. The result
is a configuration file that, when loaded onto the FPGA, de-
fines how its CLBs should be set so that the desired func-
tionality is realized.
Users with accounts inside our GSC may of course
access either FFT without the aid of NetSolve. Suppose
now that a user elsewhere wishes to determine what gain if
any is achievable by executing a hardware FFT. As SInRG
is currently configured, our GSC is the grid’s only compu-
tational resource with the ability to satisfy the user’s need.
The user may not necessarily know this, naturally, but by
what process can he or she seamlessly take advantage of
our reconfigurable implementation? We have resolved this
question by providing NetSolve with two PDFs, one for a
software FFT, and one for a hardware FFT. Thus, when a
remote user requests an FFT from NetSolve, one of two
actions is taken. If the request specifies a software FFT,
then NetSolve searches the grid for an available compu-
tational node that is appropriately configured, that is, one
with a resident software FFT whose PDF has already been
furnished to NetSolve. This element may be in our GSC
or elsewhere. By the same token, if the request specifies an
accelerated FFT, then NetSolve has the information in hand
to determine that under current conditions our GSC is the
@PROBLEM Program Name
@INCLUDE <Location of Source Code>
@LIB Supporting Library Information
@LANGUAGE Source Language
@PATH /NetSolve Category/
@DESCRIPTION
@INPUT Number of Inputs
@OBJECT Input Type Information
@OBJECT Input Type Information
@OBJECT Input Type Information
@OUTPUT Number of Outputs
@OBJECT Output Type Information
@OBJECT Output Type Information
@COMPLEXITY Asymptotic Information
@CALLING SEQUENCE
@ARG Mode of Parameter
@ARG Mode of Parameter
@ARG Mode of Parameter
@ARG Mode of Parameter
@ARG Mode of Parameter
@CODE
Program Name(Parameters);
@END CODE
Figure 3. A Sample PDF Template for a Program with
Three Inputs and Two Outputs.
only site of choice. Accordingly, NetSolve will select our
GSC and direct that we run the hardware implementation
for the user.
Through the use of multiple codes and their corre-
sponding PDFs, we seek to provide a measure of robust-
ness, flexibility and redundancy. Additionally, we hope to
make available an environment conducive to experimenta-
tion and testing. For example, how large must an input file
be before one FFT is superior to another? The answer to
this question may vary from user to user, and can depend
on a number of factors including communications band-
width, middleware overhead and relative processor speeds.
Thus, in this situation, the user may wish to experiment
with an assortment of test data sets to determine the thresh-
old at which a local FFT (if one is available) is outpaced
by a NetSolve software FFT and when, in turn, a NetSolve
software FFT is outpaced by a NetSolve hardware FFT.
5 Preliminary Results
Our new boards have just come on line as this paper goes to
press. Installing a system as novel as the Pilchard has not
gone without encountering a few expected (yet still seem-
ingly capricious) obstacles. Nevertheless, we have been
able to conduct limited preliminary testing using freshly-
minted Pilchard codes for both the FFT and the Data En-
cryption Standard (DES).
As file sizes grow, hardware-accelerated solutions
have predictably been faster than software-only implemen-
tations, with FFT benefiting more than DES from the use of
FPGAs. Configuration file loading and data transfer rates
appear to have dramatic effects. These and other variables
result in a wide variation in speedup factors. In the case of
DES, hardware has sometimes been only a few times faster
than software; for the FFT, it has often been a few hundred
times faster.
Observed behavior suggests that subfiles sizes, I/O
transfers and so forth should be managed carefully in this
environment if one desires peak performance. NetSolve
overhead looks to be particularly significant unless data set
sizes are relatively large. In any event, we have found that
the PDF makes it a snap for remote users to gain access to
accelerated solutions, even if they are unfamiliar with the
temperamental details and idiosyncrasies of hardware im-
plementations.
6 Directions for Ongoing Research
We continue to investigate techniques for exploit-
ing special-purpose hardware in the context of high-
performance computational grids. In general, the use of
something akin to a grid service cluster augmented with
reconfigurable technology appears to be an attractive ap-
proach.
Access techniques are less well understood. The Net-
Solve model seems promising as long as the user needs
only to pass I/O parameters and is satisfied with solutions
already in residence at some site(s) on the grid. In such a
setting, the simple PDF suffices. If code is to be passed,
however, then a different model (e.g., Condor) will prob-
ably be required. It is easy to see how code passing may
make sense for software solutions. On the other hand, it is
much less clear how it can be used to achieve hardware ac-
celeration. This is because VHDL, configuration files and
the like are in general much more architecture dependent
than, say, C routines and object codes.
Timing issues are also in need of study. For exam-
ple, when should a configuration file be loaded? Ideally, an
FPGA should be programmed in advance, that is, preloaded
with the proper bitmap before it is called upon to execute.
Otherwise, the configuration time can in some cases dwarf
the execution time unless the data set to be operated upon is
huge. How can preloading be accomplished? Is some form
of pipelining helpful? Are analogs of well-known memory
paging methods (e.g., the LRU rule) reasonable? Further-
more, in addition to the initial loading a configuration file,
one may have to face the problem of dynamic reconfigura-
tion as application environments change in real time.
Partitioning is another problem of significance. This
can be required, for example, when an application is too
large to fit onto a single FPGA. We have looked at this
problem before [8, 14], but new platforms such as the
Pilchard system dramatically change the standard view of
multi-FPGA topologies, and thus may require radically
new partitioning strategies.
Finally, what is a proper means of benchmarking
hardware-enhanced clusters? With NetSolve, for exam-
ple, a series of LINPACK-style benchmarks are provided.
Although these are exemplary tools for gauging the rel-
ative performance of platforms running software applica-
tions, they do not appear to be quite the right type of met-
ric for evaluating the effectiveness of hardware acceleration
across the grid.
7 Summary
We believe the timely confluence of reconfigurable and
grid technologies gives rise to many appealing opportuni-
ties. It also presents several interesting challenges, a num-
ber of which we have detailed here. We are enthusiastic
about the possibilities opened up by this work. We envi-
sion that FPGA-based systems have the potential to play a
pivotal role in the long-range success of the grid computing
paradigm.
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